FPGA Verilog Programming

Categories: Computer Science
Wishlist Share
Share Course
Page Link
Share On Social Media

About Course

The line between software and hardware engineering is blurrier than it might seem. Devices called field-programmable gate arrays (FPGAs), whose physical attributes can be manipulated through the use of hardware description languages (HDLs), bridge the gap between programming software and programming hardware.

But FPGAs have been typically thought of as devices only hardware engineers can program. Thankfully, that is no longer the case, due to modern unified software platforms that plug into common development tools in order to make the process of programming FPGAs more accessible.

Indeed, software developers can also learn how to program FPGAs.

What Is an FPGA and Why Is It Used?

An FPGA is an integrated circuit (IC) equipped with configurable logic blocks (CLBs) and other features that can be programmed and reprogrammed by a user. The term “field-programmable” indicates that the FPGA’s abilities are adjustable and not hardwired by the manufacturer like other ICs.

This is your entry point into the amazing world of System On Chip (SOC)Design which can help you achieve your dream of a VLSI engineer.

Show More

What Will You Learn?

  • Installation and use of XILINX Vivado.
  • FPGA Fundamentals using ARTIX 7 FPGA from XILINX
  • FPGA based design process flow
  • Structural Modelling
  • Dataflow Modelling
  • Behavioral Modelling
  • Timing Delays in modelling
  • Hierarchical module representation
  • IP Block Management
  • Verilog language constructs and Data types
  • Combinational circuit design using Verilog
  • Data storage elements like RAM and ROM using Verilog
  • Sequential Circuit design using Verilog
  • Testbench creation for testing the design

Course Content

Vivado Installation

  • Course Introduction and Software Download
  • Installation Video
  • Project Creation

What is FPGA?

Process Flow

Structural Modelling

Dataflow Modelling

Behavioral Modelling

Timing Delays in modelling

Heirarchical Module Representation

IP Block Management

Verilog Datatypes

Combinational Circuits
Digital Safe and Burglar Alarm implementation using Verilog

Data Storage Elements

Sequential Circuits

Student Ratings & Reviews

No Review Yet
No Review Yet

You cannot copy content of this page